



EdYoda

Orcad capture

Date :2 May 2026



Board name and details

M2_Riser_Card




M.2 PCIe SSD (M key)




M.2 PCIe SSD (M key)




M.2 SATA SSD (B Key)



New/open project



Placing the part




Create LIB part

Part number -PCIE M.2 - MDT850M01501

Link : [MDT850M01501 | PCIE M.2 | Amphenol](#)

Edge Connector Mating with SE1010023111111

Link : [SE1010023111111 | Slim Cool Edge 0.65mm | Amphenol](#)



Placing the part

The screenshot shows the Cadence Place Part dialog box and a schematic editor window. The schematic editor displays a grid with components R1, R2, C1, and C2. R1 and R2 are resistors, and C1 and C2 are capacitors. The Place Part dialog box is open, showing the Part List and Libraries. The Part List includes CAPACITOR NON-POL/DISCRETE, CAPACITOR POL/DISCRETE, CAPACITOR POL/SM/DISCRETE, CAPACITOR VAR/DISCRETE, CAPACITOR VAR2/DISCRETE, CAPARR_IS4/SO/DISCRETE, CAPARR_IS_4/SM/DISCRETE, and CAPARR_IS_4/SO/DISCRETE. The Libraries list includes AMPLIFIER, ARITHMETIC, ATOD, BUSDRIVERTRANSCEIVER, CAPSYM, and CONNECTOR. The Packaging section shows Parts per Pkg: 1, Part: , and Type: Homogeneous. The bottom table lists details for components /C2, /C1, /R2, and /R1.

Detail	Location	Page	Schematic
/C2	SCHEMATIC1, PAGE1 (8.40, 1.60)	PAGE1	SCHEMATIC1\
/C1	SCHEMATIC1, PAGE1 (8.20, 0.80)	PAGE1	SCHEMATIC1\
/R2	SCHEMATIC1, PAGE1 (7.20, 1.80)	PAGE1	SCHEMATIC1\
/R1	SCHEMATIC1, PAGE1 (7.20, 0.80)	PAGE1	SCHEMATIC1\

Singnal connectivity

Allegro X Design Entry CIS-[-] (SCHEMATIC1 : PAGE1)

File Design Edit View Tools Place PCB SI Analysis PSpice Accessories Options Window Help

Part... P
Component... M
PSpice Part... P

Wire W
Auto Wire W
Bus B
Junction J
Bus Entry E
Net Alias... N
NetGroup... U
Power... F
Ground... G
Off-Page Connector...
Hierarchical Block...
Hierarchical Port...
Hierarchical Pin...
No Connect X
Pin... Shift+G
Pin Array... Shift+J
IEEE Symbol... Shift+X

Text... T
Line Shift+L
Rectangle Shift+R
Ellipse Shift+F
Arc
Elliptical Arc Shift+T
Bezier Curve Shift+Q
Polyline Y

PCB

File Hierarchy

Design Resources

\m_2.dsn*

SCHEMATIC

PAGE1*

Design Cache

Library

c:\users\leno

MDT850

SE10100

Library C

c:\users\leno

Library 1.olb

Library C

Layout

Outputs

Referenced Projects

Online DRCs

Severity	DRC Type	Description	Title Block...	Detail	Location	Page	Schematic
Error	Physical	ERROR(ORCAP-3	g from instance C2: SCHEMATIC1, PAGE1 (8.40, 1.60).	/C2	SCHEMATIC1, PAGE1 (8.40, 1.60)	PAGE1	SCHEMATIC1\
Error	Physical	ERROR(ORCAP-3	g from instance C1: SCHEMATIC1, PAGE1 (8.20, 0.80).	/C1	SCHEMATIC1, PAGE1 (8.20, 0.80)	PAGE1	SCHEMATIC1\
Error	Physical	ERROR(ORCAP-3	g from instance R2: SCHEMATIC1, PAGE1 (7.20, 1.80).	/R2	SCHEMATIC1, PAGE1 (7.20, 1.80)	PAGE1	SCHEMATIC1\
Error	Physical	ERROR(ORCAP-3	g from instance R1: SCHEMATIC1, PAGE1 (7.20, 0.90).	/R1	SCHEMATIC1, PAGE1 (7.20, 0.90)	PAGE1	SCHEMATIC1\
Warning	Physical	WARNING(ORCA	.MPHENOL_MDT850M01501' and instance 'J3' does not match.	/J3	SCHEMATIC1, PAGE1 (5.50, 0.80)	PAGE1	SCHEMATIC1\
Warning	Physical	WARNING(ORCA	.023111111' specified in PCB Footprint for instance 'J2' is mis...	/J2	SCHEMATIC1, PAGE1 (3.40, 0.80)	PAGE1	SCHEMATIC1\
Warning	Physical	WARNING(ORCA	.MPHENOL_MDT850M01501' and instance 'J1' does not match.	/J1	SCHEMATIC1, PAGE1 (0.70, 0.90)	PAGE1	SCHEMATIC1\

Online DRCs Command Window Set

cadence

Place Part

Part

CAPARR_IS_4/SM

Part List:

- CAPACITOR NON-POL/DISCRETE
- CAPACITOR POL/DISCRETE
- CAPACITOR POL/SM/DISCRETE
- CAPACITOR VAR/DISCRETE
- CAPACITOR VAR2/DISCRETE
- CAPARR_IS4/SO/DISCRETE
- CAPARR_IS_4/SM/DISCRETE
- CAPARR_IS_4/SO/DISCRETE

Libraries:

- PROM
- REGULATOR
- SE1010023111111[1]
- SHIFTREGISTER
- SRAM
- TRANSISTOR

Packaging

Parts per Pkg: 1

Part:

Type: Homogeneous

Normal Convert

Search for Part

Establishing Connectivity between pages



Allegro X Design Entry CIS - [SCHEMATIC1 : PAGE1]

File Design Edit View Tools Place PCB SI Analysis PSpice Accessories Options Window Help


Place menu options: Part..., Component..., PSpice Part..., Wire, Auto Wire, Bus, Junction, Bus Entry, Net Alias..., NetGroup..., Power..., Ground..., Off-Page Connector..., Hierarchical Block..., Hierarchical Port..., Hierarchical Pin..., No Connect, Pin..., Pin Array..., IEEE Symbol..., Title Block..., Bookmark..., Text...

Schematic components: R1 RESISTOR, R2 RESISTOR, C1 CAP NP, C2 CAP POL

Online DRCs table:

Severity	DRC Type	Description	Detail	Location	Page	Schematic
Warning	Physical	WARNING(ORCAP-3)	MPHENOL_MDT850M01501' and instance 'J4' does not match.	/J4	SCHEMATIC1, PAGE2 (2.30, 1.60)	PAGE2 SCHEMATIC1\
Error	Physical	ERROR(ORCAP-3)	g from instance C2: SCHEMATIC1, PAGE1 (8.40, 1.60).	/C2	SCHEMATIC1, PAGE1 (8.40, 1.60)	PAGE1 SCHEMATIC1\
Error	Physical	ERROR(ORCAP-3)	g from instance C1: SCHEMATIC1, PAGE1 (8.20, 0.80).	/C1	SCHEMATIC1, PAGE1 (8.20, 0.80)	PAGE1 SCHEMATIC1\
Error	Physical	ERROR(ORCAP-3)	g from instance R2: SCHEMATIC1, PAGE1 (7.20, 1.80).	/R2	SCHEMATIC1, PAGE1 (7.20, 1.80)	PAGE1 SCHEMATIC1\

Assigning property



Allegro X Design Entry CIS - [/ - (SCHEMATIC1 : PAGE1)] - [/ - (SCHEMATIC1 : PAGE1)]

File Design Edit View Tools Place PCB SI Analysis PSpice Accessories Reports Options Window Help

OFFPAGELEFT-L

M_2.opj

PCB

File Hierarchy

Design Resources

.m_2.dsn*

SCHEMATIC1

PAGE1*

PAGE2*

Design Cache

Library

c:\users\lenc

MDT850

SE10100

Library C

c:\users\lenc

.library1.olb

Library C

Layout

Outputs


Online DRCs

Severity	DRC Type	Description
Warning	Physical	WARNIN
Error	Physical	ERROR(O
Error	Physical	ERROR(O
Error	Physical	ERROR(O
Error	Physical	ERROR(O
Warning	Physical	WARNIN
Warning	Physical	WARNIN
Warning	Physical	WARNIN

Detail Location

Detail	Location
Footprint 'AMPHENOL_MDT850M01501' and instance 'J4' does not match.	/J4 SCHEMATIC1, PAGE2 (2.30, 1.60)
Footprint 'AMPHENOL_MDT850M01501' and instance 'J4' does not match.	/C2 SCHEMATIC1, PAGE1 (8.40, 1.60)
Footprint 'AMPHENOL_MDT850M01501' and instance 'J4' does not match.	/C1 SCHEMATIC1, PAGE1 (8.20, 0.80)
Footprint 'AMPHENOL_MDT850M01501' and instance 'J4' does not match.	/R2 SCHEMATIC1, PAGE1 (7.20, 1.80)
Footprint 'AMPHENOL_MDT850M01501' and instance 'J4' does not match.	/R1 SCHEMATIC1, PAGE1 (7.20, 0.90)
Footprint 'AMPHENOL_MDT850M01501' and instance 'J3' does not match.	/J3 SCHEMATIC1, PAGE1 (5.50, 0.80)
Footprint 'AMPHENOL_MDT850M01501' and instance 'J2' is mis...	/J2 SCHEMATIC1, PAGE1 (3.40, 0.80)
Footprint 'AMPHENOL_MDT850M01501' and instance 'J1' does not match.	/J1 SCHEMATIC1, PAGE1 (0.70, 0.90)

Generating BOM



The screenshot displays the Allegro X Design Entry CIS interface. The 'Tools' menu is open, and 'Bill of Materials...' is selected. The background shows a schematic diagram of a circuit board layout.

Tools Menu Options:

- Annotate...
- Back Annotate...
- Update Properties...
- Test Bench
- Create Netlist...
- Create Differential Pair...
- Cross Reference...
- InterSheet References...
- Bill of Materials...
- Live BOM
- Export Properties...
- Import Properties...
- Generate Part...
- Export FPGA...
- Split Part...
- Assign Power Pins...
- Associate PSpice Model...
- Sync NetGroup...
- Customize...
- Utilities
- Compare Designs
- Publish for Manufacturing
- Part Manager


Online DRCs Table:

Severity	DRC Type	Description
Warning	Physical	WARNING(ORCAP-2435): Number of pins in footprint 'AMPHENOL_MDT850M01501' and instance 'J3' does not match.
Warning	Physical	WARNING(ORCAP-2434): Footprint 'AMPHENOL_SE1010023111111' specified in PCB Footprint for instance 'J2' is mis...

Bottom Table:

	Detail	Location
Footprint 'AMPHENOL_MDT850M01501' and instance 'J4' does not match.	/J4	SCHEMATIC1, PAGE2
missing from instance C2: SCHEMATIC1, PAGE1 (8.40, 1.60).	/C2	SCHEMATIC1, PAGE1
missing from instance C1: SCHEMATIC1, PAGE1 (8.20, 0.80).	/C1	SCHEMATIC1, PAGE1
missing from instance R2: SCHEMATIC1, PAGE1 (7.20, 1.80).	/R2	SCHEMATIC1, PAGE1
missing from instance R1: SCHEMATIC1, PAGE1 (7.20, 0.90).	/R1	SCHEMATIC1, PAGE1

Generating BOM



[Starting with OrCAD and Cadence Allegro PCB - Tutorial for Beginners](#)



BREAK -10 MINTS



THANK YOU